

Fig 1

Transmit 201 20404 55400 Receive 202




Fig 2




Fig 3




Fig 4

10045393-10701

payload size

500	Header	501	Block 1	502	Block 2	503	Block 3	504	Block 4	505	Block 5	506	Block 6
-----	--------	-----	---------	-----	---------	-----	---------	-----	---------	-----	---------	-----	---------

570

address 500a

520	Header	521	Block 1	522	Block 2	523	Block 3	524	Block 4
-----	--------	-----	---------	-----	---------	-----	---------	-----	---------

520


address 500a

531a

531	Header	532	Block 5	533	Block 6
-----	--------	-----	---------	-----	---------

address + 4

535



F.86




Fig 7





Fig 8





sync + packet type

Fig 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
"10" DETECTION	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
RESULT																											
Symbol																											
STARTING POINTS																											

FIG.10

Fig 9B




Fig. 9C




Fig 10




Fig 11




Fig 12




Fig 13




Fig 14






Fig 15






Fig 16



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18





Fig 19A

1901





19C

10045303 110701

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20



101011001001001001

Block  
Disparity  
+4

Symbol  
1  
101010101

Alternate  
Bit  
Inversion

00000000

Symbol  
2

001110110

Bit  
Inversion

1100010010101010000010101

Symbol  
3  
00111011010101011111110101010

Bit  
Inversion

1100010010101010000010101

Symbol  
4

00111011010101011111110101010

Fig 21A




Fig 21B




Fig 21C




Fig 22




Fig 23




Fig 24




Fig 25




Fig 26






Fig 27




Fig 28




Fig 29

# Multiprot Memory Device 3000




Fig 30




Fig 31

Input Queue 3201

Port	R/W	Address	Data
3	R	1000	
4	W	4000	10...1
3	W	1000	111...0
3	R	2000	
		...	

Output Queue 3202

Valid	Port	Data
1	3	11...0
0		
0		
1	3	101...1
	...	

Fig 32




Fig 33








Fig 35

10045357 10701

FIG. 36





Fig 36

# Line Driver 3700



Variable Driver

$\begin{cases} RD^+ \wedge DataIn = \text{pull down} \\ RD^- \wedge DataIn = \text{pull up} \end{cases}$

Fig 37A






Fig 37B






Fig 39A




Fig 39B

Serial storage channel




Fig 40




Fig 41






Fig. 42A




Fig 42 B






Fig. 42c

LD = 1, iHF = 0, iPTR = "001000000"



LD = 1, iHF = 0, iPTR = "001000000"


SYNC. Mark



LD = 1, iHF = 1, iPTR = "000000100"

SYNC. Mark

Fig. 43



LD = 1, iHF = 1, iPTR = "000000100"

LD = 1, iHF = 0, iPTR = "0010000000"

Fig 44




Fig 45




Fig 46




Fig 47A




Fig 47B






FIG. 48A




Fig 48B




Fig. 49A




Fig 49B